



## **PICO-IMX6UL-EMMC**

**PICO Compute Module with NXP i.MX6UL/ULL**

**VER. 1.02**

**May 2, 2019**

## REVISION HISTORY

Revision	Date	Originator	Notes
1.00	March 28, 2016	TechNexion	Initial Public release
1.01	February 24, 2017	TechNexion	WiFi/BT section updated to accommodate BCM43438 besides the BCM4339
1.02	May 2, 2019	TechNexion	Updated to include i.MX6ULL processor. Updated Wireless to QCA9377 (rev. B) Pinmux function update E1_46,57,59,61

## TABLE OF CONTENTS

1. Introduction .....	5
1.1. General Introduction .....	5
1.2. General Care and Maintenance .....	6
1.3. Block Diagram .....	8
1.4. PICO Compute Module Compatibility.....	9
1.5. Dimensional Drawing.....	10
1.6. Component Location .....	11
2. Core Components .....	12
2.1. NXP i.MX6UL/ULL Cortex-A7 Processor .....	12
2.2. Power Management IC (NXP PF3000) .....	13
2.2.1. NXP PF3000 Reset Signal .....	13
2.3. Memory.....	14
2.4. eMMC Storage .....	15
2.5. WiFi / Bluetooth .....	16
2.5.1. Wireless EMC Compliance certification.....	19
2.5.2 FCC Testing Requirements for End-Product.....	19
2.5.3 FCC Wireless certification: New Filing vs. Permissive Change .....	20
2.5.4 Antenna Integration Guidelines .....	22
2.5.5 Antenna Connector Specifications.....	22
2.5.6 Certified Antenna Options.....	23
3. PICO Compute Module Connector Interfaces .....	25
3.1 Ethernet .....	25
3.2. Digital Display Sub-System (DSS) or TTL Interface .....	26
3.3. Audio Interface .....	28
3.4. Universal Serial Bus (USB) Interface .....	29
3.5. CAN BUS Interface signals .....	30
3.6. Universal Asynchronous Receiver/Transmitter (UART) Interface.....	31
3.7. Serial Peripheral Interface (SPI).....	32
3.8. I <sup>2</sup> C Bus.....	33
3.9. General Purpose Input/Output (GPIO) .....	34
3.10. Pulse Width Modulation (PWM) .....	35
3.11. Manufacturing and Boot Control.....	36
3.11.1. Boot Modes.....	36
3.12. Input Power Requirements .....	37
3.12.1. Power Management Signals.....	37
3.12.2. Power Sequence .....	38
4. PICO Compute Module Pin Assignment.....	39
5. PICO Compute Module Pinmux Overview.....	46
6. Ordering information .....	49
6.1. PICO Compute Module Product Ordering Part Numbers .....	49

6.1.1 Standard Part Numbers .....	49
6.1.2. Custom Part Number Creation Rules .....	49
7. Important Notice .....	50
8. DISCLAIMER .....	51

## LIST OF TABLES

Table 1 - PICO Compatibility Overview .....	9
Table 2 - PMIC Signal Description .....	13
Table 3 - PMIC Reset Signal Description .....	13
Table 4 - PMIC Reset Signal Description .....	13
Table 5 - eMMC Signal Description .....	15
Table 6 – Wi-Fi Signal Description.....	17
Table 7 – Bluetooth Signal Description.....	18
Table 8 – Antenna Options .....	23
Table 9 - Ethernet Signal Description .....	25
Table 10 - TTL Display Signal Description.....	27
Table 11 - I <sup>2</sup> S Audio Signal Description .....	28
Table 12 - USB Host Signal Description .....	29
Table 13 - USB OTG Signal Description.....	29
Table 14 - CAN Bus Signal Description .....	30
Table 15 - UART Signal Description .....	31
Table 16 - SPI Channel Signal Description.....	32
Table 17 - I <sup>2</sup> C Bus Signal Description.....	33
Table 18 - GPIO Signal Description .....	34
Table 19 - PWM Signal Description .....	35
Table 20 - Boot Selection Pins.....	36
Table 21 - Serial Downloader Boot Mode Configuration .....	36
Table 22 - Internal Downloader Boot Mode Configuration.....	36
Table 23 - Input Power Signals .....	37
Table 24 - Power Management Signals.....	37
Table 25 - Input Power Sequencing.....	38

## LIST OF FIGURES

Figure 1 - PICO-IMX6UL/ULL Block Diagram.....	8
Figure 2 - PICO-IMX6UL/ULL Compatibility Chart .....	9
Figure 3 - PICO-IMX6UL/ULL Dimensional Drawing .....	10
Figure 4 - PICO-IMX6UL/ULL Top view.....	11
Figure 5 - PICO-IMX6UL-EMMC Bottom view.....	11
Figure 6 - NXP i.MX6Ultralite Processor Blocks .....	12
Figure 7 – PICO-IMX6UL/ULL Wi-Fi Module and Antenna Connector Location .....	16
Figure 8 - Input Power sequence .....	38

## 1. Introduction

### 1.1. General Introduction

The PICO-IMX6UL/ULL is a high performance highly integrated PICO Compute Module designed around the NXP i.MX6UL/ULL ARM Cortex-A7. The PICO-IMX6UL/ULL provides an ideal building block that easily integrates with a wide range of target markets requiring compact, cost effective with low power consumption.

The modular approach offered by the PICO Compute Module gives your project scalability, fast time to market and upgradability while reducing engineering risk and maintain a competitive total cost of ownership.

## 1.2. General Care and Maintenance

Your device is a product of superior design and craftsmanship and should be treated with care.

The following suggestions will help you.

- Keep the device dry. Precipitation, humidity, and all types of liquids or moisture can contain minerals that will corrode electronic circuits. If your device does get wet, allow it to dry completely.
- Do not use or store the device in dusty, dirty areas. Its moving parts and electronic components can be damaged.
- Do not store the device in hot areas. High temperatures can shorten the life of electronic devices, damage batteries, and warp or melt certain plastics.
- Do not store the device in cold areas. When the device returns to its normal temperature, moisture can form inside the device and damage electronic circuit boards.
- Do not attempt to open the device.
- Do not drop, knock, or shake the device. Rough handling can break internal circuit boards and fine mechanics.
- Do not use harsh chemicals, cleaning solvents, or strong detergents to clean the device.
- Do not paint the device. Paint can clog the moving parts and prevent proper operation.
- Unauthorized modifications or attachments could damage the device and may violate regulations governing radio devices.

These suggestions apply equally to your device, battery, charger, or any enhancement. If any device is not working properly, take it to the nearest authorized service facility for service.

### Regulatory information



**Disposal of Waste Equipment by Users in Private Household in the European Union**  
This symbol on the product or on its packaging indicates that this product must not be disposed of with your other household waste. Instead, it is your responsibility to dispose of your waste equipment by handing it over to a designated collection point for the recycling of waste electrical and electronic equipment. The separate collection and recycling of your waste equipment at the time of disposal will help to conserve natural resources and ensure that it is recycled in a manner that protects human health and the environment. For more information about where you can drop off your waste equipment for recycling, please contact your local city office, your household waste disposal service or the shop where you purchased the product.



We hereby declare that the product is in compliance with the essential requirements and other relevant provisions of European Directive 1999/5/EC (radio equipment and telecommunications terminal equipment Directive).



Federal Communications Commission (FCC) Unintentional emitter per FCC Part 15

This device has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio or television reception. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause interference to radio and television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:


- Reorient or relocate the receiving antenna
- Increase the separation between the equipment and receiver
- Connect the equipment to an outlet on a different circuit from that to which the receiver is connected
- Consult the dealer or an experienced radio/TV technician for help.



**WARNING!** To reduce the possibility of heat-related injuries or of overheating the computer, do not place the computer directly on your lap or obstruct the computer air vents. Use the computer only on a hard, flat surface. Do not allow another hard surface, such as an adjoining optional printer, or a soft surface, such as pillows or rugs or clothing, to block airflow. Also, do not allow the AC adapter to contact the skin or a soft surface, such as pillows or rugs or clothing, during operation. The computer and the AC adapter comply with the user-accessible surface temperature limits defined by the International Standard for Safety of Information Technology Equipment (IEC 60950).

### 1.3. Block Diagram

Figure 1 - PICO-IMX6UL/ULL Block Diagram




## 1.4. PICO Compute Module Compatibility

The PICO-IMX6UL/ULL is function compatible with Intel® Edison and adds additional multimedia I/O Interfaces on two additional expansion interfaces.

Many of the pins on PICO-IMX6UL/ULL can be used for other functions. **Chapter 5. PICO Compute Module Pinmux Overview** of this manual provides a complete overview.

**Figure 2 - PICO-IMX6UL/ULL Compatibility Chart**



**Table 1 - PICO Compatibility Overview**


Interface	Description
LAN	1 Fast Ethernet
LVDS	Not available
HDMI	Not available
TTL Display	1 TTL 18/24 bit Display
PCIe	Not available
SATA	Not available
USB Host	1 USB 2.0 Host port
USB OTG	1 USB 2.0 OTG port (possible to use in Host mode)
I <sup>2</sup> S	1 I <sup>2</sup> S interface
CAN Bus	2 FlexCAN CAN 2.0B protocol compliant interfaces
UART	1 UART (2 wire) 1 UART (4 wire)
SDIO	Not available
SPI	1 SPI interface
I <sup>2</sup> C	3 independent I <sup>2</sup> C channels
GPIO	10 dedicated GPIO's available
PWM	3 PWM available

## 1.5. Dimensional Drawing

The PICO-IMX6UL/ULL Compute Module is partly size compatible with Intel® Edison and adds several additional I/O expansion interfaces on an enlarged footprint.


2D and 3D files can be obtained from the [www.technexion.com](http://www.technexion.com) homepage.

**Figure 3 - PICO-IMX6UL/ULL Dimensional Drawing**




## 1.6. Component Location

Figure 4 - PICO-IMX6UL/ULL Top view



Item	Description	Item	Description
1	NXP i.MX6UL/ULL	2	Memory IC
3	NXP PF300 Power Management IC	4	PIXI-9377 WiFi/Bluetooth IC

Figure 5 - PICO-IMX6UL-EMMC Bottom view



Item	Description	Item	Description
1	eMMC Storage IC	2	Intel® Edison Compatible Connector
3	Expansion Connector 1	4	Expansion Connector 2


## 2. Core Components

### 2.1. NXP i.MX6UL/ULL Cortex-A7 Processor

The i.MX 6UL/ULL is an ultra-efficient processor family with featuring NXP's advanced implementation of the single ARM Cortex®-A7 core, which operates at speeds of up to 900 MHz.

- The device is composed of the following major subsystems:
  - Single-core ARM Cortex-A7 MPCore™ Platform
  - 32 KBytes L1 Instruction Cache
  - 32 KBytes L1 Data Cache
  - Private Timer and Watchdog
  - TrustZone support
  - Cortex-A7 NEON MPE (Media Processing Engine) Co-processor
- PXP—PiXel Processing Pipeline for imagine resize, rotation, overlay and CSC. Offloading key pixel processing operations are required to support the LCD display applications.

**Figure 6 - NXP i.MX6Ultralite Processor Blocks**



## 2.2. Power Management IC (NXP PF3000)

The PICO-IMX6UL/ULL has on onboard NXP PF3000 power management integrated circuit (PMIC) that features a configurable architecture supporting the numerous outputs with various current ratings as well as programmable voltage and sequencing required by the components on the PICO-IMX6UL/ULL module.

**Table 2 - PMIC Signal Description**

CPU BALL	CPU PAD NAME	Pinmux (mode)	Signal	V	I/O	Description
L17	GPIO1_I_O03	i2c1.SDA (mode0)	SDA	3V3	I/O	I <sup>2</sup> C bus data line
L14	GPIO1_I_O02	i2c1.SCL (mode0)	SCL	3V3	I/O	I <sup>2</sup> C bus clock line
T9	SNVS_P_MIC_ON_REQ	snvs_lp_wrapper.PMIC_ON_REQ (mode0)	PWRON	3V3	I	PMIC Power ON/OFF Input from processor
P9	SNVS_TA_MP4ER	gpio5.IO[4] (mode5)	INT	3V3	I	PMIC Interrupt Signal
P8	POR_B	src.POR_B (mode0)	RESETBMC_U	3V3	I	PMIC Reset Signal
U9	CCM_PM_IC_STBY_REQ	ccm.PMIC_VSTBY_REQ (mode0)	STANDBY	3V3	I	PMIC Standby Input Signal

### 2.2.1. NXP PF3000 Reset Signal

To perform a hard-reset of the PICO-IMX6UL/ULL a software reset signal can be implemented.

**Table 3 - PMIC Reset Signal Description**

CPU BALL	CPU PAD NAME	Pinmux (mode)	Signal	V	I/O	Description
E9	LCD_RESET	lcdif.RESET (mode0)	RESET	3V3	I	Connected to the PWRON signal of PMIC

To perform a hard-reset of the PICO-IMX6UL/ULL an external circuit (for example a button or external watchdog IC) can be integrated on the carrier board.

**Table 4 - PMIC Reset Signal Description**

Connector	Signal	V	I/O	Description
E1_36	RESET	3V3	I	Connected to the PWRON signal of PMIC on the PICO Compute Module.

## 2.3. Memory

The PICO-IMX6UL/ULL integrates Double Data Rate III (DDR3) Synchronous DRAM in a single (16 bit) channel configuration.

The following memory chips have been validated:

- SKHynix
- Samsung
- ISSI
- Micron

For more information, please contact your TechNexion sales representative.

## 2.4. eMMC Storage

The PICO-IMX6UL/ULL can be ordered with onboard eMMC storage in different configurations and capacity.

The onboard eMMC device is connected on the SD1 pins of the i.MX6UL/ULL processor in an 8 bit width configuration.

The following eMMC chips have been validated:

- Sandisk iNAND
- Kingston eMMC
- Micron eMMC

More information can be retrieved from your TechNexion sales representative.

**Table 5 - eMMC Signal Description**

CPU BALL	CPU PAD NAME	Pinmux (mode)	Signal	V	I/O	Description
B3	SD1_DATA0	usdhc1.DATA0 (mode0)	eMMC_DATA0	3V3	I/O	MMC/SDIO Data bit 0
B2	SD1_DATA1	usdhc1.DATA1 (mode0)	eMMC_DATA1	3V3	I/O	MMC/SDIO Data bit 1
B1	SD1_DATA2	usdhc1.DATA2 (mode0)	eMMC_DATA2	3V3	I/O	MMC/SDIO Data bit 2
A2	SD1_DATA3	usdhc1.DATA3 (mode0)	eMMC_DATA3	3V3	I/O	MMC/SDIO Data bit 3
A3	NAND_READY_B	usdhc1.DATA4 (mode1)	eMMC_DATA4	3V3	I/O	MMC/SDIO Data bit 4
C5	NAND_CE0_B	usdhc1.DATA5 (mode1)	eMMC_DATA5	3V3	I/O	MMC/SDIO Data bit 5
B5	NAND_CE1_B	usdhc1.DATA6 (mode1)	eMMC_DATA6	3V3	I/O	MMC/SDIO Data bit 6
A4	NAND_CLE	usdhc1.DATA7 (mode1)	eMMC_DATA7	3V3	I/O	MMC/SDIO Data bit 7
C2	SD1_CMD	usdhc1.CMD (mode0)	eMMC_CMD	3V3	I/O	MMC/SDIO Command
C1	SD1_CLK	usdhc1.CLK (mode0)	eMMC_CLK	3V3	O	MMC/SDIO Clock

## 2.5. WiFi / Bluetooth


The PICO-IMX6UL/ULL has an optional pre-certified high-performance TechNexion PIXI-9377 dual band 2.4/5Ghz Wi-Fi / Bluetooth 5 Qualcomm Atheros QCA9377 based module on board.

The PIXI-9377 Wi-Fi / Bluetooth module is designed to operate with a single antenna for Wi-Fi and Bluetooth by using the MHF4 connector.

Key Features of the PIXI-9377 are:

- IEEE 802.11 ac/a/b/g/n 2.4 / 5Ghz
- Bluetooth 5
- MHF4 antenna connector
- Linux and Android drivers
- Wi-Fi / BT module board certifications with multiple antennas:
  - FCC (USA)
  - IC (Canada)
  - ETSI (Europe)
  - Giteki / Telec (Japan)
  - RCM / C-tick (Australia / New Zealand).
- Industrial operation temperature range: -40°C to +85°C

**Figure 7 – PICO-IMX6UL/ULL Wi-Fi Module and Antenna Connector Location**



**Table 6 – Wi-Fi Signal Description**

i.MX6ULL BALL	PAD NAME	Signal	I/O	Description
D7	NAND_DATA00	USDHC2_DATA0	I/O	MMC/SDIO Data bit 0
B7	NAND_DATA01	USDHC2_DATA1	I/O	MMC/SDIO Data bit 1
A7	NAND_DATA02	USDHC2_DATA2	I/O	MMC/SDIO Data bit 2
D6	NAND_DATA03	USDHC2_DATA3	I/O	MMC/SDIO Data bit 3
C8	NAND_WE	USDHC2_CMD	I/O	MMC/SDIO Command
D8	NAND_RE	USDHC2_CLK	O	MMC/SDIO Clock
C6	NAND_DATA04	GPIO4_IO06 WL_HOST_WAKE	O	Host wake up. Signal from the module to the host indicating that the module requires Attention. • Asserted: Host device must wake-up or remain awake. • De-asserted: Host device may sleep when sleep criteria are met. The polarity of this signal is software configurable and can be asserted high or low.
A6	NAND_DATA06	GPIO4_IO08 WL_REG_ON	O	Wi-Fi device wake-up: Signal from the host to the module indicating that the host requires attention. • Asserted: Wi-Fi device must wake-up or remain awake. • De-asserted: Wi-Fi device may sleep when sleep criteria are met. The polarity of this signal is software configurable and can be asserted high or low.

**Table 7 – Bluetooth Signal Description**

i.MX6ULL BALL	PAD NAME	Signal	I/O	Description
M17	GPIO1_IO05	UART5_TXD	O	Bluetooth UART Serial Input. Serial data input for the HCI UART Interface
M16	GPIO1_IO04	UART5_RXD	I	Bluetooth UART Serial Output. Serial data output for the HCI UART Interface.
M15	GPIO1_IO09	UART5_CTS_B	I/O	Bluetooth UART Clear to Send. Active-low clear-to-send signal for the HCI UART interface.
N17	GPIO1_IO08	UART5_RTS_B	I/O	Bluetooth UART Request to Send. Active-low request-to-send signal for the HCI UART interface.
N14	JTAG_TRST_B	SAI2_TX_DATA	I	Integrated Interchip Sound (I <sup>2</sup> S) channel receive data line
M14	JTAG_TCK	SAI2_RX_DTA	O	Integrated Interchip Sound (I <sup>2</sup> S) channel transmit data line
N16	JTAG_TDI	SAI2_TXC	O	Integrated Interchip Sound (I <sup>2</sup> S) channel word clock signal
N15	JTAG_TDO	SAI2_TXFS	O	Integrated Interchip Sound (I <sup>2</sup> S) channel frame synchronization signal
B6	NAND_DATA05	GPIO4_IO07 BT_HOST_WAKE	I	Host UART wake up. Signal from the module to the host indicating that the module requires Attention. <ul style="list-style-type: none"><li>• Asserted: Host device must wake-up or remain awake.</li><li>• De-asserted: Host device may sleep when sleep criteria are met.</li></ul> The polarity of this signal is software configurable and can be asserted high or low.
R6	SNVS_TAMPER9	GPIO5_IO09 BT_REG_ON	O	Bluetooth device wake-up: Signal from the host to the module indicating that the host requires attention. <ul style="list-style-type: none"><li>• Asserted: Bluetooth device must wake-up or remain awake.</li><li>• De-asserted: Bluetooth device may sleep when sleep criteria are met.</li></ul> The polarity of this signal is software configurable and can be asserted high or low.

### **2.5.1. Wireless EMC Compliance certification**

The PICO-IMX6UL/ULL on-board PIXI-9377 SIP module has been tested and approved as a Modular Radio in accordance with the appropriate FCC, IC, ETSI, RED, TELEC and RCM standards. The supporting test data modular test report can be found on our corporate homepage download section at [www.technexion.com](http://www.technexion.com).

Since this module and its associated set of approved antennas have been certified as a Modular Radio, this allows the end user to integrate this module into an end-product without the requirement of recertifying the radio module. The module-integrator is responsible for the unintentional conducted and radiated emissions and must verify that the integrated product is compliant with the rules associated with unintentional radiators. The module integrator is also required to maintain an engineering record of the verification testing and declare on the product through proper labeling and marking that the device is compliant with these particular rules.

The installed module's FCC ID and IC numbers need to be clearly marked on the product with the following verbiage "Contains FCC ID: 2AKZA-QCA9377" and "Contains IC: 22364-QCA9377".

### **2.5.2 FCC Testing Requirements for End-Product**

Once the module is integrated and the end-product is realized, the end-product must be tested and follow the verification process for Unintentional Conducted and Radiated Emissions in accordance to the FCC and IC guidelines. The module needs to be powered and placed in the receive mode for this test. The receiver must be tuned to its lowest frequency channel, mid-frequency channel, and highest frequency channel. The supporting test data does not need to be submitted to the FCC or IC. The implementation of the module in a specific end-product should also be reviewed to ensure compliance with the FCC and IC requirements for SAR and MPE if applicable.

### **2.5.3 FCC Wireless certification: New Filing vs. Permissive Change**

Products are continually under revision due to obsolete or unavailable parts, cost cutting, updates for a product release, and so on. The dilemma for most companies is determining the process and requirements for altered products. This section outlines the options available and highlights a few examples for guidance.

Here we focus on changes for unlicensed transmitters that require an FCC Certification or Equipment Authorization. Products require “Document of Compliance” testing if the change could adversely affect the radiating characteristics of the equipment. This procedure is outlined in Title 47 Part 2.1073.

To allow products to be modified without requiring a new filing, the FCC has defined three Permissive Change options listed in Title 47 Part 2.1043.

#### **Class I Permissive Change**

Class I Permissive Change includes modifications which do not degrade the characteristics reported by the manufacturer and accepted by the Commission when certification is granted. No filing with the Commission is required for a Class I Permissive Change. [FCC source: 2009 Title 47 CFR 2.1043 ((b)(1))]

#### **Class II Permissive Change**

Class II Permissive Change includes modifications which degrade the performance characteristics as reported to the Commission at initial certification. Such degraded performance must still meet the minimum requirements of the applicable rules. When a Class II permissive change is made, the grantee must supply the Commission with complete information and results of tests of characteristics affected by such change. Modified equipment cannot be marketed under the existing grant of certification prior to acknowledgment by the Commission that the change is acceptable. [FCC source: 2009 Title 47 CFR 2.1043 ((b)(2))]

#### **Class III Permissive Change**

Class III Permissive Change includes software modifications of a software-defined radio transmitter that change the frequency range, modulation type or maximum output power (either radiated or conducted) outside the parameters previously approved, or that change the circumstances under which the transmitter operates in accordance with Commission rules.

When a Class III Permissive Change is made, the grantee must supply the Commission with a description of the changes and test results showing that the equipment complies with applicable rules with the new software loaded, including compliance with applicable RF exposure requirements. The modified software must not be loaded into the equipment, and the equipment must not be marketed with modified software under the existing grant of certification, prior to acknowledgment by the Commission that the change is acceptable.

Class III changes are permitted only for equipment on which no Class II changes have been made from the originally approved device. [FCC source: 2009 Title 47 CFR 2.1043 ((b)(3))]

Following are examples of three common changes to certified radios.

### **Example 1: Change of Antenna for a Part 15 Subpart C Unlicensed Radio**

Both products and modules are tested and certified with specific antennas. In many cases the end user deviates from the specified antenna due to cost, style or availability. To maintain a Class I Permissive Change, the new antenna must be an equivalent antenna, defined as one of the same type (e.g., yagi or dipole) and must be of equal or less gain than an antenna previously authorized under the same FCC ID, and must have similar in-band and out-of-band characteristics (consult specification sheet for cutoff frequencies).[FCC source: 178919 D01 Permissive Change Policy v04r04]

Therefore, if the antenna is of a different type or higher gain, the product or radio module requires a Class II Permissive Change, and all FCC provisions of Title 47 CFR 15.203 for antenna requirements must be met.

### **Example 2: Electrical Hardware Changes**

The main deciding factor for hardware changes is whether the device is “electrically equivalent.” If the device is electrically equivalent, a Class I or Class II Permissive Change is acceptable, depending on the test result evaluation. Again, it is the manufacturer’s responsibility to ensure that the devices are electrically equivalent and to perform analysis that the device’s performance has not degraded. Some form of testing is generally required to support the claim that the device’s performance has not degraded.

Changes in frequency or output power, or removal or addition of components related to the RF section of the device automatically require a new filing and new FCC ID number.

### **Example 3: Enclosure Change**

Obviously, enclosure changes do not apply to modular radios, but for other products, slight changes are allowed to the enclosure under a permissive change. However, major reorientation of the device inside the enclosure is not acceptable. For example, if the device was originally tested and certified lying flat and the new enclosure has the device mounted vertically, this would require retesting and a new FCC filing.

## **Summary**

Changes to a modular radio or product will result in either a Permissive Change or a new FCC filing and ID number. The degree of change is the determining factor for both the process and the amount of supporting data required to illustrate compliance. TechNexion takes pride in helping customers evaluate and develop the most beneficial test plan to properly address these changes.

## 2.5.4 Antenna Integration Guidelines


The antenna should be placed such that it is minimally disturbed by the product's packaging material. The incorporation of the largest practical free-space clearance around the antenna is important for maximizing overall performance. Further, the antenna must be placed such that at least a 20 cm separation distance is maintained from the antenna to all other radio transmitters.

In addition to the recommendations given for the antenna systems and the module placement onto a product PCB, it is recommended that all wiring and interconnect systems within the product not be routed anywhere close to the PIXI-9377 module and its associated circuitry on the PCB, doing so could change the emission characteristics of the module.

## 2.5.5 Antenna Connector Specifications

The PIXI-9377 module has an on-board IPEX MHF4 antenna connector following the specifications below.

When choosing a mating coax patch cable please refer to the following dimensional criteria.



## 2.5.6 Certified Antenna Options

The PIXI-9377 has been FCC / IC / TELEC certified when used with one of the approved antennas.

**Table 8 – Antenna Options**

	<b>Partnumber</b>	<b>Description</b>
	ANTP150P232525D2450MHF4	Internal patch antenna (2.5dB)
	ANTP180A138045D2450MHF4	External Dipole antenna (4.5dB)
	ANTP180A207070D2450MHF4	External Dipole antenna (7dB)



### 3. PICO Compute Module Connector Interfaces

#### 3.1 Ethernet

The PICO-IMX6UL-EMMC implements a 10/100 Mbit/s Fast Ethernet MAC compliant with the IEEE802.3-2002 standard. The MAC layer provides compatibility with half- or full-duplex 10/100 Mbit/s Ethernet LANs.

The Ethernet MAC supports the following features:

- Integrated PHY for 10/100 Mbps
- IEEE 802.3 Auto-Negotiation support.
- IEEE 802.3ab PHY compliance and compatibility
- Supports automatic MDI/MDIX functions
- Supports 10/100 Mbit/s full-duplex and configurable half-duplex operation
- Supports VLAN-tagged frames according to IEEE 802.1Q
- Programmable MAC address: Insertion on transmit; discards frames with mismatching destination address on receive (except broadcast and pause frames)
- Seamless interface to commercial Ethernet PHY devices via one of the following:
  - 4-bit Media Independent Interface (MII) operating at 2.5/25MHz.
  - 4-bit non-standard MII-Lite (MII without the CRS and COL signals) operating at 2.5/25MHz.
  - 2-bit Reduced MII (RMII) operating at 50MHz.

For additional details, please refer to the “10/100 Mbps Ethernet MAC (ENET)” chapter of the “i.MX6Ultralite Application Processor Reference Manual”.

**Table 9 - Ethernet Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
X1_33	F15	ENET1_TXEN	ENET2_MDIC	3V3		Management data clock reference
X1_35	E14	ENET1_TXD1	ENET2_MDIO	3V3		Management data
X1_37	D16	ENET2_RXER	GPIO2_IO15	3V3		Ethernet reset
X1_39	N11	SNVS_TAMPER6	GPIO5_IO06	3V3		Ethernet interrupt output
X1_41	L16	GPIO1_IO07	ANATOP_ENET_REF_CLK2	3V3		Synchronous Ethernet recovered clock
X1_43	B15	ENET2_TXEN	ENET2_TX_EN	3V3		RMII transmit enable
X1_45	B17	ENET2_CRS_DV	ENET2_RX_EN	3V3		RMII receive data valid
X1_49	D17	ENET2_TXCLK	ENET2_TX_CLK	3V3	O	RMII transmit clock
X1_51	A15	ENET2_TXD0	ENET2_TX_DATA0	3V3	O	RMII transmit data 0
X1_53	A16	ENET2_TXD1	ENET2_TX_DATA1	3V3	O	RMII transmit data 1
X1_63	C17	ENET2_RXD0	ENET2_RX_DATA0	3V3	I	RMII receive data 0
X1_65	C16	ENET2_RXD1	ENET2_RX_DATA1	3V3	I	RMII receive data 1

### 3.2. Digital Display Sub-System (DSS) or TTL Interface

The Parallel Display interface of PICO-IMX6UL-EMMC is derived from the eLCDIF subsystem. The eLCDIF is a general purpose display controller used to drive a wide range of display devices varying in size and capability. The eLCDIF is designed to support dumb (synchronous 24-bit Parallel RGB interface) and smart (asynchronous parallel MPU interface) LCD devices.

The block has several major features:

- Bus master interface to source frame buffer data for display refresh. This interface can also be used to drive data for "Smart" displays.
- PIO interface to manage data transfers between "Smart" displays and SoC.
- 8/16/18/24/32 bit LCD data bus support available depending on I/O mux options.
- Programmable timing and parameters for MPU, VSYNC and DOTCLK LCD interfaces to support a wide variety of displays.
- ITU-R BT.656 mode (called Digital Video Interface or DVI mode here) including progressive-to-interlace feature and RGB to YCbCr 4:2:2 color space conversion to support 525/60 and 625/50 operation.

For additional details, please refer to the “Enhanced LCD Interface” chapter and the “Pixel Pipeline (PXP)” chapter of the “i.MX6Ultralite Application Processor Reference Manual”.

**Table 10 - TTL Display Signal Description**

<b>PIN</b>	<b>CPU BALL</b>	<b>CPU PAD NAME</b>	<b>Signal</b>	<b>V</b>	<b>I/O</b>	<b>Description</b>
X1_8	B16	LCD_DATA23	LCDIF_DATA23	3V3	O	LCD Pixel Data bit 23
X1_10	A14	LCD_DATA22	LCDIF_DATA22	3V3	O	LCD Pixel Data bit 22
X1_12	B14	LCD_DATA21	LCDIF_DATA21	3V3	O	LCD Pixel Data bit 21
X1_14	C14	LCD_DATA20	LCDIF_DATA20	3V3	O	LCD Pixel Data bit 20
X1_16	D14	LCD_DATA19	LCDIF_DATA19	3V3	O	LCD Pixel Data bit 19
X1_18	A13	LCD_DATA18	LCDIF_DATA18	3V3	O	LCD Pixel Data bit 18
X1_20	B13	LCD_DATA17	LCDIF_DATA17	3V3	O	LCD Pixel Data bit 17
X1_22	C13	LCD_DATA16	LCDIF_DATA16	3V3	O	LCD Pixel Data bit 16
X1_24	D13	LCD_DATA15	LCDIF_DATA15	3V3	O	LCD Pixel Data bit 15
X1_26	A12	LCD_DATA14	LCDIF_DATA14	3V3	O	LCD Pixel Data bit 14
X1_28	B12	LCD_DATA13	LCDIF_DATA13	3V3	O	LCD Pixel Data bit 13
X1_30	C12	LCD_DATA12	LCDIF_DATA12	3V3	O	LCD Pixel Data bit 12
X1_32	D12	LCD_DATA11	LCDIF_DATA11	3V3	O	LCD Pixel Data bit 11
X1_34	E12	LCD_DATA10	LCDIF_DATA10	3V3	O	LCD Pixel Data bit 10
X1_36	A11	LCD_DATA9	LCDIF_DATA9	3V3	O	LCD Pixel Data bit 9
X1_38	B11	LCD_DATA8	LCDIF_DATA8	3V3	O	LCD Pixel Data bit 8
X1_40	D11	LCD_DATA7	LCDIF_DATA7	3V3	O	LCD Pixel Data bit 7
X1_42	A10	LCD_DATA6	LCDIF_DATA6	3V3	O	LCD Pixel Data bit 6
X1_44	B10	LCD_DATA5	LCDIF_DATA5	3V3	O	LCD Pixel Data bit 5
X1_46	C10	LCD_DATA4	LCDIF_DATA4	3V3	O	LCD Pixel Data bit 4
X1_48	D10	LCD_DATA3	LCDIF_DATA3	3V3	O	LCD Pixel Data bit 3
X1_50	E10	LCD_DATA2	LCDIF_DATA2	3V3	O	LCD Pixel Data bit 2
X1_52	A9	LCD_DATA1	LCDIF_DATA1	3V3	O	LCD Pixel Data bit 1
X1_54	B9	LCD_DATA0	LCDIF_DATA0	3V3	O	LCD Pixel Data bit 0
X1_56	N8	SNVS_TAMPER5	GPIO5_IO05	3V3	O	LCD backlight enable/disable
X1_58	D9	LCD_HSYNC	LCDIF_HSYNC	3V3	O	LCD Horizontal Synchronization
X1_60	B8	LCD_ENABLE	LCDIF_ENABLE	3V3	O	LCD dot enable pin signal
X1_62	C9	LCD_VSYNC	LCDIF_VSYNC	3V3	O	LCD Vertical Synchronization
X1_64	A8	LCD_CLK	LCDIF_CLK	3V3	O	LCD Pixel Clock
X1_66	B4	NAND_ALE	PWM3_OUT	3V3	O	LCD Backlight brightness Control
X1_68	P14	JTAG_TMS	GPIO1_IO11	3V3	O	LCD Voltage On

### 3.3. Audio Interface

The PICO-IMX6UL-EMMC incorporates one I<sup>2</sup>S / AUDMUX instance. The synchronous audio interface (SAI) supports full-duplex serial interfaces with frame synchronization such as I2S, AC97, TDM, and codec/DSP interfaces.

Key features of the audio signal block include:

- Transmitter with independent bit clock and frame sync supporting 1 data line
- Receiver with independent bit clock and frame sync supporting 1 data line
- Maximum Frame Size of 32 words
- Word size of between 8-bits and 32-bits
- Word size configured separately for first word and remaining words in frame
- Asynchronous 32 × 32-bit FIFO for each transmit and receive channel
- Supports graceful restart after FIFO error

For additional details, please refer to the “Synchronous Audio Interface (SAI)” chapter of the “i.MX6Ultralite Application Processor Reference Manual”.

**Table 11 - I<sup>2</sup>S Audio Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_50	D2	CSI_DATA06	SAI1_RX_DATA	1V8	I	Integrated Interchip Sound (I <sup>2</sup> S) channel receive data line
E1_52	D3	CSI_DATA05	SAI1_TX_BCLK	1V8	O	Integrated Interchip Sound (I <sup>2</sup> S) channel word clock signal
E1_54	D4	CSI_DATA04	SAI1_TX_SYNC	1V8	O	Integrated Interchip Sound (I <sup>2</sup> S) channel frame synchronization signal
E1_56	D1	CSI_DATA07	SAI1_TX_DATA	1V8	O	Integrated Interchip Sound (I <sup>2</sup> S) channel transmit data line

NOTE: SAI2 signals are connected to the onboard Bluetooth/WiFi interface on the PICO-IMX6UL-EMMC

### 3.4. Universal Serial Bus (USB) Interface

The PICO-IMX6UL-EMMC incorporates a single USB Host controller and an additional USB Host/OTG controller.

Each of the USB controllers provides the following main features:

#### USB 2.0 Host/OTG Controller

- High-Speed/Full-Speed/Low-Speed OTG core
- HS/FS/LS UTMI compliant interface
- High Speed, Full Speed and Low Speed operation in Host mode (with UTMI transceiver)
- High Speed, and Full Speed operation in Peripheral mode (with UTMI transceiver)
- Hardware support for OTG signaling, session request protocol, and host negotiation protocol
- Support charger detection

#### USB 2.0 Host Controller

- High-Speed/Full-Speed/Low-Speed Host-Only core
- HS/FS/LS UTMI compliant interface

For additional details, please refer to the “Universal Serial Bus Controller (USB)” chapter of the “i.MX6UltraLite Application Processor Reference Manual”.

**Table 12 - USB Host Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
X2_46	T13	USB_OTG2_DN	USB_OTG2_DN	3V3	I/O	Universal Serial Bus differential pair negative signal
X2_48	U13	USB_OTG2_DP	USB_OTG2_DP	3V3	I/O	Universal Serial Bus differential pair positive signal
X2_50	U12	USB_OTG2_VBUS	USB_OTG2_VBUS	5V	I/O	Universal Serial Bus power
X2_52	R10	SNVS_TAMPER0	GPIO5_IO00	3V3	I	Active low input, to inform USB overcurrent condition (low = overcurrent detected)

**Table 13 - USB OTG Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_3	K13	GPIO1_IO00	USB_OTG1_PWR	3V3	I	USB OTG ID Pin
E1_16	U15	USB_OTG1_DP	USB_OTG_DP	USB	I/O	Universal Serial Bus differential pair positive signal
E1_18	T15	USB_OTG1_DN	USB_OTG1_DN	USB	I/O	Universal Serial Bus differential pair negative signal
E1_19	L15	GPIO1_IO01	GPIO1_IO01	1V8	I	Over current detect input pin to monitor USB power over current
E1_20	T12	USB_OTG1_VBUS	USB_OTG1_VBUS	5V	I/O	Universal Serial Bus power
E1_21	K17	GPIO1_IO06	USB_OTG_PWR_WAKE	USB	I	Universal Serial Bus power enable

NOTE: While using USB OTG in USB HOST mode. The USB\_ID pin should have a pull-down resistor to GND.

### 3.5. CAN BUS Interface signals

The PICO-IMX6UL-EMMC features two CAN bus interfaces. The Flexible Controller Area Network (FLEXCAN) module is a communication controller implementing the CAN protocol according to the CAN 2.0B protocol specification.

The CAN protocol was primarily designed to be used as a vehicle serial data bus meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. The FLEXCAN module is a full implementation of the CAN protocol specification, which supports both standard and extended message frames. 64 Message Buffers are supported.

FlexCAN supports the following main features:

- Compliant with the CAN 2.0B protocol specification
- Programmable bit rate up to 1 Mb/sec

Integration of a CAN Bus transceiver and optional galvanic isolation should be incorporated on your carrier board.

For additional details, please refer to the “Flexible Controller Area Network (FLEXCAN)” chapter of the “i.MX6Ultralite Application Processor Reference Manual”.

**Table 14 - CAN Bus Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
X2_19	F16	ENET1_RXD0	CAN1_TX	3V3	I/O	CAN (controller Area Network) transmit signal
X2_21	E17	ENET1_RXD1	CAN1_RX	3V3	I/O	CAN (controller Area Network) receive signal
X2_25	E16	ENET1_RX_EN	CAN2_TX	3V3	I/O	CAN (controller Area Network) transmit signal
X2_27	E15	ENET1_RXD0	CAN2_RX	3V3	I/O	CAN (controller Area Network) receive signal

### 3.6. Universal Asynchronous Receiver/Transmitter (UART) Interface

The PICO-IMX6UL-EMMC Universal Asynchronous Receiver/Transmitter (UART) provides serial communication capability with external devices through a level converter.

The i.MX6Ultralite processor integrated UARTs support the following features:

- High-speed TIA/EIA-232-F compatible, up to 5.0 Mbit/s.
- Serial IR interface low-speed, IrDA-compatible (up to 115.2 Kbit/s).
- 9-bit or Multidrop mode (RS-485) support (automatic slave address detection).
- 7 or 8 data bits for RS-232 characters or 9 bit RS-485 format, 1 or 2 stop bits.
- Programmable parity (even, odd, and no parity).
- Hardware flow control support for request to send (RTS) and clear to send (CTS) signals
- RXD input and TXD output can be inverted respectively in RS-232/RS-485 mode
- RS-485 driver direction control via CTS signal
- Auto baud rate detection (up to 115.2 Kbit/s)
- Two independent, 32-entry FIFOs for transmit and receive

For additional details, please refer to the “Universal Asynchronous Receiver/Transmitter (UART)” chapter of the “i.MX6Ultralite Application Processor Reference Manual”.

**Table 15 - UART Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_22	E5	CSI_PIXCLK	UART6_RX	1V8	I	Universal Asynchronous Receive Transmit receive data signal
E1_27	F5	CSI_MCLK	UART6_TX	1V8	O	Universal Asynchronous Receive Transmit transmit data signal
E1_46	H17	UART3_TXD	UART3_TXD	1V8	O	Universal Asynchronous Receive Transmit transmit data signal
E1_61	H16	UART3_RXD	UART3_RX	1V8	I	Universal Asynchronous Receive Transmit receive data signal
E1_63	G14	UART3_RTS	UART3_RTS	1V8	O	Universal Asynchronous Receive Transmit request to send signal
E1_65	H15	UART3_CTS	UART3_CTS	1V8	O	Universal Asynchronous Receive Transmit clear to send signal

NOTE: it is recommended to use the UART6 interface as system debug where possible and use the UART3 signals in applications where one serial port is required.

NOTE: UART5 is not listed in this section. This interface is connected from the i.MX6Ultralite processor towards the WiFi/Bluetooth interface present on PICO-IMX6UL-EMMC and can be found in the WiFi/Bluetooth section of this manual.

### 3.7. Serial Peripheral Interface (SPI)

The PICO-IMX6UL-EMMC features an Enhanced Configurable Serial Peripheral Interface (ECSPI) full-duplex, synchronous, four-wire serial communication block.

The following main features are supported:

- Full-duplex synchronous serial interface
- Master/Slave configurable
- Four Chip Select (SS) signals to support multiple peripherals
- Transfer continuation function allows unlimited length data transfers
- 32-bit wide by 64-entry FIFO for both transmit and receive data
- Polarity and phase of the Chip Select (SS) and SPI Clock (SCLK) are configurable
- Direct Memory Access (DMA) support
- Max operation frequency up to the reference clock frequency.

For additional details, please refer to the “Enhanced Configurable SPI (ECSPI)” chapter of the “i.MX6Ultralite Application Processor Reference Manual”.

**Table 16 - SPI Channel Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_53	J17	UART2_TXD	ECSPI3_SS0	1V8		Serial Peripheral Interface Chip Select 1 signal
E1_55	J16	UART2_RXD	ECSPI3_SCLK	1V8	O	Serial Peripheral Interface clock signal
E1_57	J15	UART2_CTS	ECSPI3_MOSI	1V8	O	Serial Peripheral Interface master output slave input signal
E1_59	H14	UART2_RTS	ECSPI3_MISO	1V8	I	Serial Peripheral Interface master input slave output signal

### 3.8. I<sup>2</sup>C Bus

The PICO-IMX6UL-EMMC incorporates several I<sup>2</sup>C interfaces. I<sup>2</sup>C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices.

The following features are supported:

- Compliance with Philips I<sup>2</sup>C specification version 2.1
- Multiple-master operation
- Support for standard mode (up to 100K bits/s) and fast mode (up to 400K bits/s)
- Arbitration-lost interrupt with automatic mode switching from master to slave

For additional details, please refer to the “I<sup>2</sup>C Controller (I<sup>2</sup>C)” chapter of the “i.MX6Ultralite Application Processor Reference Manual”.

**Table 17 - I<sup>2</sup>C Bus Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_41	F17	UART5_TXD	I2C2_SCL	1V8	I/O	I <sup>2</sup> C bus clock line
E1_43	G13	UART5_RXD	I2C2_SDA	1V8	I/O	I <sup>2</sup> C bus data line
E1_45	K14	UART1_TXD	I2C3_SCL	1V8	I/O	I <sup>2</sup> C bus clock line
E1_47	K16	UART1_RXD	I2C3_SDA	1V8	I/O	I <sup>2</sup> C bus data line
X2_13	L14*	GPIO1_IO02	I2C1_SCL	3V3	I/O	I <sup>2</sup> C bus clock line
X2_15	L17*	GPIO1_IO03	I2C1_SDA	3V3	I/O	I <sup>2</sup> C bus data line

NOTE: All 1V8 I<sup>2</sup>C bus data and clock lines for all I<sup>2</sup>C interfaces have 2.2K Ω pull-up resistors present on the PICO-IMX6UL-EMMC module.

NOTE: All 3V3 I<sup>2</sup>C bus data and clock lines for all I<sup>2</sup>C interfaces have 1.5K Ω pull-up resistors present on the PICO-IMX6UL-EMMC module.

NOTE: I<sup>2</sup>C1 is connected to the PICO-IMX6UL-EMMC onboard NXP PF3000 Power Management IC and cannot be set in another pinmux mode.

### 3.9. General Purpose Input/Output (GPIO)

The PICO-IMX6UL-EMMC has 10 dedicated GPIO pins at 1.8V. Many of the other pins used on the PICO Compute Module can be put in GPIO module however doing so might break scalability with other PICO Compute Modules. An overview can be found in **chapter 5. PICO Compute Module Pinmux** Overview of this manual.

The GPIO signals can be configured for the following applications:

- Data input / output
- Interrupt generation

For additional details, please refer to the “General Purpose Input/Output (GPIO)” chapter of the “i.MX6Ultralite Application Processor Reference Manual”.

**Table 18 - GPIO Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_24	F2	CSI_VSYNC	GPIO4_IO19	1V8	I/O	General Purpose Input Output
E1_25	F3	CSI_HSYNC	GPIO4_IO20	1V8	I/O	General Purpose Input Output
E1_26	E4	CSI_DATA00	GPIO4_IO21	1V8	I/O	General Purpose Input Output
E1_28	E3	CSI_DATA01	GPIO4_IO22	1V8	I/O	General Purpose Input Output
E1_30	E2	CSI_DATA02	GPIO4_IO23	1V8	I/O	General Purpose Input Output
E1_32	E1	CSI_DATA03	GPIO4_IO24	1V8	I/O	General Purpose Input Output
E1_34	K15	UART1_CTS	GPIO4_IO18	1V8	I/O	General Purpose Input Output
E1_42	G17	UART4_TXD	GPIO4_IO28	1V8	I/O	General Purpose Input Output
E1_44	G16	UART4_RXD	GPIO4_IO29	1V8	I/O	General Purpose Input Output
E1_48	P11	SNVS_TAMPER2	GPIO5_IO02	1V8	I/O	General Purpose Input Output

### 3.10. Pulse Width Modulation (PWM)

The PICO-IMX6UL-EMMC has 2 dedicated PWM pins at 1.8V and 1 PWM for LCD brightness control at 3.3V.

The following features characterize the PWM:

- 16-bit up-counter with clock source selection
- 4 x 16 FIFO to minimize interrupt overhead
- 12-bit prescaler for division of clock
- Sound and melody generation
- Active high or active low configured output
- Can be programmed to be active in low-power mode
- Can be programmed to be active in debug mode
- Interrupts at compare and rollover

For additional details, please refer to the “Pulse Width Modulation (PWM)” chapter of the “i.MX6Ultralite Application Processor Reference Manual”.

**Table 19 - PWM Signal Description**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_33	D15	ENET1_RX_ER	PWM8_OUT	1V8	I/O	General Purpose Input Output with PWM control
E1_35	F14	ENET1_TX_CLK	PWM7_OUT	1V8	I/O	General Purpose Input Output with PWM control
X1_66	B4	NAND_ALE	PWM3_OUT	3V3	O	LCD Backlight brightness Control

### 3.11. Manufacturing and Boot Control

The PICO-IMX6UL-EMMC has a number of pins to override the default boot media present on the PICO-IMX6UL-EMMC Compute Module or enable debug serial loader functionality.

**Table 20 - Boot Selection Pins**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
X2_3	T10	BOOT_MODE0	BOOT_MODE0	1V8	I	Boot Select pin
X2_5	U10	BOOT_MODE1	BOOT_MODE1	1V8	I	Boot Select pin
X2_7	B12	LCD_DATA13	BT_CFG13	1V8	I	Boot Select pin
X2_9	A12	LCD_DATA14	BT_CFG14	1V8	I	Boot Select pin

#### 3.11.1. Boot Modes

The PICO-IMX6UL-EMMC Compute Module automatically boot from the internal eMMC if the above signals keep floating. Only when Serial Downloader Mode is required the signals need to be connected as **Table 21 - Serial Downloader Boot Mode Configuration** below.

**Table 21 - Serial Downloader Boot Mode Configuration**

PIN	CPU BALL	Serial Downloader Mode
X2_3	T10	HIGH
X2_5	U10	LOW
X2_7	B12	Not Connected
X2_9	A12	Not Connected

**Table 22 - Internal Downloader Boot Mode Configuration**

PIN	CPU BALL	Internal (eMMC) Boot Mode
X2_3	T10	LOW
X2_5	U10	HIGH
X2_7	B12	Not Connected
X2_9	A12	Not Connected

### 3.12. Input Power Requirements

The PICO-IMX6UL-EMMC is designed to be driven with a single input power rail.

The power domain pins have to be connected as follow:

- All GND pins have to be connected to the carrier board ground pane.
- All VSYS pins should be connected to the main power source.

**Table 23 - Input Power Signals**

Power Rail	Nominal Input	Input Range	Maximum Input Ripple
VSYS (4 pin)	5V	+4.2V - +5.25V	±50 mV

#### 3.12.1. Power Management Signals

The PICO-IMX6UL-EMMC has the following set of signals to control the system power states such as the power-on and reset conditions. This enables the system designer to implement a fully ACPI compliant system supporting system states.

**Table 24 - Power Management Signals**

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_17	R8	ONOFF	SRC_RESET_B	3V3	I	Power ON button input signal
E1_36	PMIC	RESET	RESET	1V8	I	Reset power signal

NOTE: Pin E1\_36 is described in detail in **chapter 2.2. Power Management IC** of this manual

### 3.12.2. Power Sequence

PICO-IMX6UL-EMMC input power sequencing requirements are as follow:

If a backup Real Time Clock (RTC) is required in the host system. We recommend to design an RTC circuit on the PICO carrier board. For example the Maxim Integrated DS1337+ connected over the general purpose I<sup>2</sup>C can be used.

**Start Sequence:**

VCC\_RTC must come up at the same time or before VCC comes up.


**Stop Sequence:**

VCC must go down at the same time or before VCC\_RTC goes down

**Table 25 - Input Power Sequencing**


Item	Description	Value
T1	VCC_RTC rise to VCC rise	$\geq 0$ ms
T2	VCC fall to VCC_RTC fall	$\geq 0$ ms

**Figure 8 - Input Power sequence**



## 4. PICO Compute Module Pin Assignment

The PICO-IMX6UL-EMMC has three 70-pin Hirose board to board connectors.



PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_1			GND		P	Ground
E1_2			VSYS		P	System input power (4.0 to 5.25V)
E1_3	K13	GPIO1_IO00	USB_OTG1_PWR	3V3	I	USB OTG ID Pin
E1_4			VSYS		P	System input power (4.0 to 5.25V)
E1_5			GND		P	Ground
E1_6			VSYS		P	System input power (4.0 to 5.25V)
E1_7			NC			Not Connected
E1_8			3V3		P	System 3.3V Output
E1_9			GND		P	Ground
E1_10			3V3		P	System 3.3V Output
E1_11			GND		P	Ground
E1_12			1V8		P	System 1.8V Output (same as E1 connector I/O voltage levels)
E1_13			GND		P	Ground
E1_14			VSYS		P	System input power (4.0 to 5.25V)
E1_15			GND		P	Ground
E1_16	U15	USB_OTG1_DP	USB_OTG_DP	USB	I/O	Universal Serial Bus differential pair positive signal

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_17	R8	ONOFF	SRC_RESET_B	3V3	I	Power ON button input signal
E1_18	T15	USB_OTG1_DN	USB_OTG1_DN	USB	I/O	Universal Serial Bus differential pair negative signal
E1_19	L15	GPIO1_IO01	GPIO1_IO01	1V8	I	Over current detect input pin to monitor USB power over current
E1_20	T12	USB_OTG1_VBUS	USB_OTG1_VBUS	5V	I/O	Universal Serial Bus power
E1_21	K17	GPIO1_IO06	USB_OTG_PWR_WAKE	USB	I	Universal Serial Bus power enable
E1_22	E5	CSI_PIXCLK	UART6_RX	1V8	I	Universal Asynchronous Receive Transmit receive data signal
E1_23			NC			Not Connected
E1_24	F2	CSI_VSYNC	GPIO4_IO19	1V8	I/O	General Purpose Input Output
E1_25	F3	CSI_HSYNC	GPIO4_IO20	1V8	I/O	General Purpose Input Output
E1_26	E4	CSI_DATA00	GPIO4_IO21	1V8	I/O	General Purpose Input Output
E1_27	F5	CSI_MCLK	UART6_TX	1V8	O	Universal Asynchronous Receive Transmit transmit data signal
E1_28	E3	CSI_DATA01	GPIO4_IO22	1V8	I/O	General Purpose Input Output
E1_29			NC			Not Connected
E1_30	E2	CSI_DATA02	GPIO4_IO23	1V8	I/O	General Purpose Input Output
E1_31			NC			Not Connected
E1_32	E1	CSI_DATA03	GPIO4_IO24	1V8	I/O	General Purpose Input Output
E1_33	D15	ENET1_RX_ER	PWM8_OUT	1V8	I/O	General Purpose Input Output with PWM control
E1_34	K15	UART1_CTS	GPIO4_IO18	1V8	I/O	General Purpose Input Output
E1_35	F14	ENET1_TX_CLK	PWM7_OUT	1V8	I/O	General Purpose Input Output with PWM control
E1_36	PMIC	RESET	RESET	1V8	I	Reset power signal
E1_37			NC			Not Connected
E1_38			NC			Not Connected
E1_39			NC			Not Connected
E1_40			NC			Not Connected
E1_41	F17	UART5_TXD	I2C2_SCL	1V8	I/O	I <sup>2</sup> C bus clock line
E1_42	G17	UART4_TXD	GPIO4_IO28	1V8	I/O	General Purpose Input Output
E1_43	G13	UART5_RXD	I2C2_SDA	1V8	I/O	I <sup>2</sup> C bus data line
E1_44	G16	UART4_RXD	GPIO4_IO29	1V8	I/O	General Purpose Input Output
E1_45	K14	UART1_TXD	I2C3_SCL	1V8	I/O	I <sup>2</sup> C bus clock line

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
E1_46	H17	UART3_TXD	UART3_TXD	1V8	O	Universal Asynchronous Receive Transmit transmit data signal
E1_47	K16	UART1_RXD	I2C3_SDA	1V8	I/O	I <sup>2</sup> C bus data line
E1_48	P11	SNVS_TAMPER2	GPIO5_IO02	1V8	I/O	General Purpose Input Output
E1_49			NC			Not Connected
E1_50	D2	CSI_DATA06	SAI1_RX_DATA	1V8	I	Integrated Interchip Sound (I <sup>2</sup> S) channel receive data line
E1_51			NC			Not Connected
E1_52	D3	CSI_DATA05	SAI1_TX_BCLK	1V8	O	Integrated Interchip Sound (I <sup>2</sup> S) channel word clock signal
E1_53	J17	UART2_TXD	ECSPI3_SS0	1V8		Serial Peripheral Interface Chip Select 1 signal
E1_54	D4	CSI_DATA04	SAI1_TX_SYNC	1V8	O	Integrated Interchip Sound (I <sup>2</sup> S) channel frame synchronization signal
E1_55	J16	UART2_RXD	ECSPI3_SCLK	1V8	O	Serial Peripheral Interface clock signal
E1_56	D1	CSI_DATA07	SAI1_TX_DATA	1V8	O	Integrated Interchip Sound (I <sup>2</sup> S) channel transmit data line
E1_57	J15	UART2_CTS	ECSPI3_MOSI	1V8	O	Serial Peripheral Interface master output slave input signal
E1_58			NC			Not Connected
E1_59	H14	UART2_RTS	ECSPI3_MISO	1V8	I	Serial Peripheral Interface master input slave output signal
E1_60			NC			Not Connected
E1_61	H16	UART3_RXD	UART3_RX	1V8	I	Universal Asynchronous Receive Transmit receive data signal
E1_62			NC			Not Connected
E1_63	G14	UART3_RTS	UART3_RTS	1V8	O	Universal Asynchronous Receive Transmit request to send signal
E1_64			NC			Not Connected
E1_65	H15	UART3_CTS	UART3_CTS	1V8	O	Universal Asynchronous Receive Transmit clear to send signal
E1_66			NC			Not Connected
E1_67			NC			Not Connected
E1_68			NC			Not Connected
E1_69			NC			Not Connected
E1_70			NC			Not Connected

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
X1_1			GND		P	Ground
X1_2			GND		P	Ground
X1_3			NC			Not Connected
X1_4			NC			Not Connected
X1_5			NC			Not Connected
X1_6			NC			Not Connected
X1_7			GND		P	Ground
X1_8	B16	LCD_DATA23	LCDIF_DATA23	3V3	O	LCD Pixel Data bit 23
X1_9			NC			Not Connected
X1_10	A14	LCD_DATA22	LCDIF_DATA22	3V3	O	LCD Pixel Data bit 22
X1_11			NC			Not Connected
X1_12	B14	LCD_DATA21	LCDIF_DATA21	3V3	O	LCD Pixel Data bit 21
X1_13			GND		P	Ground
X1_14	C14	LCD_DATA20	LCDIF_DATA20	3V3	O	LCD Pixel Data bit 20
X1_15			NC			Not Connected
X1_16	D14	LCD_DATA19	LCDIF_DATA19	3V3	O	LCD Pixel Data bit 19
X1_17			NC			Not Connected
X1_18	A13	LCD_DATA18	LCDIF_DATA18	3V3	O	LCD Pixel Data bit 18
X1_19			GND		P	Ground
X1_20	B13	LCD_DATA17	LCDIF_DATA17	3V3	O	LCD Pixel Data bit 17
X1_21			NC			Not Connected
X1_22	C13	LCD_DATA16	LCDIF_DATA16	3V3	O	LCD Pixel Data bit 16
X1_23			NC			Not Connected
X1_24	D13	LCD_DATA15	LCDIF_DATA15	3V3	O	LCD Pixel Data bit 15
X1_25			GND		P	Ground
X1_26	A12	LCD_DATA14	LCDIF_DATA14	3V3	O	LCD Pixel Data bit 14
X1_27			NC			Not Connected
X1_28	B12	LCD_DATA13	LCDIF_DATA13	3V3	O	LCD Pixel Data bit 13
X1_29			NC			Not Connected
X1_30	C12	LCD_DATA12	LCDIF_DATA12	3V3	O	LCD Pixel Data bit 12
X1_31			GND		P	Ground
X1_32	D12	LCD_DATA11	LCDIF_DATA11	3V3	O	LCD Pixel Data bit 11
X1_33	F15	ENET1_TXEN	ENET2_MDIC	3V3		Management data clock reference
X1_34	E12	LCD_DATA10	LCDIF_DATA10	3V3	O	LCD Pixel Data bit 10
X1_35	E14	ENET1_RXD1	ENET2_MDIO	3V3		Management data
X1_36	A11	LCD_DATA9	LCDIF_DATA9	3V3	O	LCD Pixel Data bit 9
X1_37	D16	ENET2_RXER	GPIO2_IO15	3V3		Ethernet reset
X1_38	B11	LCD_DATA8	LCDIF_DATA8	3V3	O	LCD Pixel Data bit 8
X1_39	N11	SNVS_TAMPER6	GPIO5_IO06	3V3		Ethernet interrupt output
X1_40	D11	LCD_DATA7	LCDIF_DATA7	3V3	O	LCD Pixel Data bit 7
X1_41	L16	GPIO1_IO07	ANATOP_ENET_REF_CLK2	3V3		Synchronous Ethernet recovered clock
X1_42	A10	LCD_DATA6	LCDIF_DATA6	3V3	O	LCD Pixel Data bit 6
X1_43	B15	ENET2_TXEN	ENET2_TX_EN	3V3		RMII transmit enable
X1_44	B10	LCD_DATA5	LCDIF_DATA5	3V3	O	LCD Pixel Data bit 5
X1_45	B17	ENET2_CRS_DV	ENET2_RX_EN	3V3		RMII receive data valid
X1_46	C10	LCD_DATA4	LCDIF_DATA4	3V3	O	LCD Pixel Data bit 4

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
X1_47			GND		P	Ground
X1_48	D10	LCD_DATA3	LCDIF_DATA3	3V3	O	LCD Pixel Data bit 3
X1_49	D17	ENET2_TXCLK	ENET2_TX_CLK	3V3	O	RMII transmit clock
X1_50	E10	LCD_DATA2	LCDIF_DATA2	3V3	O	LCD Pixel Data bit 2
X1_51	A15	ENET2_TXD0	ENET2_TX_DATA0	3V3	O	RMII transmit data 0
X1_52	A9	LCD_DATA1	LCDIF_DATA1	3V3	O	LCD Pixel Data bit 1
X1_53	A16	ENET2_TXD1	ENET2_TX_DATA1	3V3	O	RMII transmit data 1
X1_54	B9	LCD_DATA0	LCDIF_DATA0	3V3	O	LCD Pixel Data bit 0
X1_55			NC			Not Connected
X1_56	N8	SNVS_TAMPER5	GPIO5_IO05	3V3	O	LCD backlight enable/disable
X1_57			NC			Not Connected
X1_58	D9	LCD_HSYNC	LCDIF_HSYNC	3V3	O	LCD Horizontal Synchronization
X1_59			GND		P	Ground
X1_60	B8	LCD_ENABLE	LCDIF_ENABLE	3V3	O	LCD dot enable pin signal
X1_61			NC			Not Connected
X1_62	C9	LCD_VSYNC	LCDIF_VSYNC	3V3	O	LCD Vertical Synchronization
X1_63	C17	ENET2_RXD0	ENET2_RX_DATA0	3V3	I	RMII receive data 0
X1_64	A8	LCD_CLK	LCDIF_CLK	3V3	O	LCD Pixel Clock
X1_65	C16	ENET2_RXD1	ENET2_RX_DATA1	3V3	I	RMII receive data 1
X1_66	B4	NAND_ALE	PWM3_OUT	3V3	O	LCD Backlight brightness Control
X1_67			NC			Not Connected
X1_68	P14	JTAG_TMS	GPIO1_IO11	3V3	O	LCD Voltage On
X1_69			NC			Not Connected
X1_70			GND		P	Ground

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
X2_1			GND		P	Ground
X2_2			GND		P	Ground
X2_3	T10	BOOT_MODE0	BOOT_MODE0	1V8	I	Boot Select pin
X2_4			NC			Not Connected
X2_5	U10	BOOT_MODE1	BOOT_MODE1	1V8	I	Boot Select pin
X2_6			NC			Not Connected
X2_7	B12	LCD_DATA13	BT_CFG13	1V8	I	Boot Select pin
X2_8			GND		P	Ground
X2_9	A12	LCD_DATA14	BT_CFG14	1V8	I	Boot Select pin
X2_10			NC			Not Connected
X2_11			GND		P	Ground
X2_12			NC			Not Connected
X2_13	L14	GPIO1_IO02	I2C1_SCL	3V3	I/O	I <sup>2</sup> C bus clock line
X2_14			GND		P	Ground
X2_15	L17	GPIO1_IO03	I2C1_SDA	3V3	I/O	I <sup>2</sup> C bus data line
X2_16			NC			Not Connected
X2_17			GND		P	Ground
X2_18			NC			Not Connected
X2_19	F16	ENET1_RXD0	CAN1_TX	3V3	I/O	CAN (controller Area Network) transmit signal
X2_20			GND		P	Ground
X2_21	E17	ENET1_RXD1	CAN1_RX	3V3	I/O	CAN (controller Area Network) receive signal
X2_22			NC			Not Connected
X2_23			GND		P	Ground
X2_24			NC			Not Connected
X2_25	E16	ENET1_RX_EN	CAN2_TX	3V3	I/O	CAN (controller Area Network) transmit signal
X2_26			GND		P	Ground
X2_27	E15	ENET1_RXD0	CAN2_RX	3V3	I/O	CAN (controller Area Network) receive signal
X2_28			NC			Not Connected
X2_29			GND		P	Ground
X2_30			NC			Not Connected
X2_31			NC			Not Connected
X2_32			GND		P	Ground
X2_33			NC			Not Connected
X2_34			NC			Not Connected
X2_35			NC			Not Connected
X2_36			NC			Not Connected
X2_37			NC			Not Connected
X2_38			GND		P	Ground
X2_39			NC			Not Connected
X2_40			NC			Not Connected
X2_41			NC			Not Connected
X2_42			NC			Not Connected
X2_43			NC			Not Connected
X2_44			GND		P	Ground
X2_45			NC			Not Connected

PIN	CPU BALL	CPU PAD NAME	Signal	V	I/O	Description
X2_46	T13	USB_OTG2_DN	USB_OTG2_DN	3V3	I/O	Universal Serial Bus differential pair negative signal
X2_47			NC			Not Connected
X2_48	U13	USB_OTG2_DP	USB_OTG2_DP	3V3	I/O	Universal Serial Bus differential pair positive signal
X2_49			NC			Not Connected
X2_50	U12	USB_OTG2_VBUS	USB_OTG2_VBUS	5V	I/O	Universal Serial Bus power
X2_51			GND		P	Ground
X2_52	R10	SNVS_TAMPER0	GPIO5_IO00	3V3	I	Active low input, to inform USB overcurrent condition (low = overcurrent detected)
X2_53			NC			Not Connected
X2_54			GND		P	Ground
X2_55			NC			Not Connected
X2_56			NC			Not Connected
X2_57			NC			Not Connected
X2_58			NC			Not Connected
X2_59			NC			Not Connected
X2_60			GND		P	Ground
X2_61			NC			Not Connected
X2_62			NC			Not Connected
X2_63			NC			Not Connected
X2_64			NC			Not Connected
X2_65			NC			Not Connected
X2_66			GND		P	Ground
X2_67			NC			Not Connected
X2_68			NC			Not Connected
X2_69			NC			Not Connected
X2_70			NC			Not Connected

## 5. PICO Compute Module Pinmux Overview

Many signals on the PICO-IMX6UL/ULL can be configured to support other interfaces. The table below gives an overview of all pins that can be modified.

The default operation mode which is compatible with other PICO Compute Modules has been highlighted.

PIN	CPU BALL	PADNAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE8
E1_3	K13	GPIO1_IO00	i2c2.SCL	gpt1.CAPTU RE1	usb.OTG1_P WR	anatop.ENET REF_CLK1	mqs.RIGHT	gpio1.IO[0]	enet1.1588_ EVENT0_IN	wdog3.WDO G_B
E1_17	R8	ONOFF	src.RESET_B							
E1_19	L15	GPIO1_IO01	i2c2.SDA	gpt1.COMPA RE1	usb.OTG1_O C	anatop.ENET REF_CLK2	mqs.LEFT	gpio1.IO[1]	enet1.1588_ EVENT0_OUT	wdog2.WDO G_B
E1_21	K17	GPIO1_IO06	enet1.MDIO	anatop.ENET REF_CLK1	usb.OTG_P WR_WAKE	csi.MCLK	usdhc2.WP	gpio1.IO[6]	enet2.1588_ EVENT1_IN	uart1.CTS_B
E1_22	E5	CSI_PIXCLK	csi.PIXCLK	usdhc2.WP	rawnand.CE 3_B	i2c1.SCL	weim.OE	gpio4.IO[18]	enet1.MDC	uart6.RX
E1_24	F2	CSI_VSYNC	csi.VSYNC	usdhc2.CLK	sim1.PORT1 CLK	i2c2.SDA	weim.RW	gpio4.IO[19]	enet2.MDIO	uart6.RTS_B
E1_25	F3	CSI_HSYNC	csi.HSYNC	usdhc2.CMD	sim1.PORT1 PD	i2c2.SCL	weim.LBA_B	gpio4.IO[20]	enet2.MDC	uart6.CTS_B
E1_26	E4	CSI_DATA00	csi.DATA[2]	usdhc2.DAT A0	sim1.PORT1 RST_B	ecspi2.SCLK	weim.AD[0]	gpio4.IO[21]	wdog3.WDO G_B	uart5.TX
E1_27	F5	CSI_MCLK	csi.MCLK	usdhc2.CD_B	rawnand.CE 2_B	i2c1.SDA	weim.CS0_B	gpio4.IO[17]	enet1.MDIO	uart6.TX
E1_28	E3	CSI_DATA01	csi.DATA[3]	usdhc2.DAT A1	sim1.PORT1 SVEN	ecspi2.SS0	weim.AD[1]	gpio4.IO[22]	sai1.MCLK	uart5.RX
E1_30	E2	CSI_DATA02	csi.DATA[4]	usdhc2.DAT A2	sim1.PORT1 TRXD	ecspi2.MOSI	weim.AD[2]	gpio4.IO[23]	sai1.RX_SY NC	uart5.RTS_B
E1_32	E1	CSI_DATA03	csi.DATA[5]	usdhc2.DAT A3	sim2.PORT1 PD	ecspi2.MISO	weim.AD[3]	gpio4.IO[24]	sai1.RX_BCL K	uart5.CTS_B
E1_33	D15	ENET1_RXE_R	enet1.RXE_E	uart7.RTS_B	pwm8.OUT	csi.DATA[23]	weim.CRE	gpio2.IO[7]		global wdog
E1_34	K15	UART1_CTS	uart1.CTS_B	enet1.RX_CL K	usdhc1.WP	csi.DATA[4]	kpp.ROW[1]	gpio1.IO[18]	src.INT_BO T	usdhc2.WP
E1_35	F14	ENET1_TXC_LK	enet1.TX_CL K	uart7.CTS_B	pwm7.OUT	csi.DATA[22]	anatop.ENET REF_CLK2	gpio2.IO[6]		gpt1.CLK
E1_41	F17	UART5_TXD	uart5.TX	enet2.CRS	i2c2.SCL	csi.DATA[14]	kpp.ROW[7]	gpio1.IO[30]	csu.CSU_AL ARM_AUT[0]	ecspi2.MOSI
E1_42	G17	UART4_TXD	uart4.TX	enet2.TDAT A[2]	i2c1.SCL	csi.DATA[12]	kpp.ROW[6]	gpio1.IO[28]	csu.CSU_AL ARM_AUT[2]	ecspi2.SCLK
E1_43	G13	UART5_RXD	uart5.RX	enet2.COL	i2c2.SDA	csi.DATA[15]	kpp.COL[7]	gpio1.IO[31]	csu.CSU_IN T_DEB	ecspi2.MISO
E1_44	G16	UART4_RXD	uart4.RX	enet2.TDAT A[3]	i2c1.SDA	csi.DATA[13]	kpp.COL[6]	gpio1.IO[29]	csu.CSU_AL ARM_AUT[1]	ecspi2.SS0
E1_45	K14	UART1_TxD	uart1.TX	enet1.RDAT A[2]	i2c3.SCL	csi.DATA[2]	kpp.ROW[0]	gpio1.IO[16]	snvs_hp_wra pper.VIO_5_CTL	spdif.OUT
E1_46	H17	UART3_TxD	uart3.TX	enet2.RDAT A[2]	uart2.CTS_B	csi.DATA[1]	kpp.ROW[4]	gpio1.IO[24]	gpt1.COMPA RE3	anatop.OTG 1_ID
E1_47	K16	UART1_RXD	uart1.RX	enet1.RDAT A[3]	i2c3.SDA	csi.DATA[3]	kpp.COL[0]	gpio1.IO[17]	snvs_hp_wra pper.VIO_5	spdif.IN
E1_48	P11	SNVS_TAM PER2	snvs_lp_wra pper.TAMPE R[2]					gpio5.IO[2]		
E1_50	D2	CSI_DATA06	csi.DATA[8]	usdhc2.DAT A6	sim2.PORT1 SVEN	ecspi1.MOSI	weim.AD[6]	gpio4.IO[27]	sai1.RX_DA TA	usdhc1.RES ET_B
E1_52	D3	CSI_DATA05	csi.DATA[7]	usdhc2.DAT A5	sim2.PORT1 RST_B	ecspi1.SS0	weim.AD[5]	gpio4.IO[26]	sai1.TX_BCL K	usdhc1.CD_B
E1_53	J17	UART2_TxD	uart2.TX	enet1.TDAT A[2]	i2c4.SCL	csi.DATA[6]	kpp.ROW[2]	gpio1.IO[20]	gpt1.CAPTU RE2	ecspi3.SS0
E1_54	D4	CSI_DATA04	csi.DATA[6]	usdhc2.DAT A4	sim2.PORT1 CLK	ecspi1.SCLK	weim.AD[4]	gpio4.IO[25]	sai1.TX_SYN C	usdhc1.WP
E1_55	J16	UART2_RXD	uart2.RX	enet1.TDAT A[3]	i2c4.SDA	csi.DATA[7]	kpp.COL[2]	gpio1.IO[21]	gpt1.COMPA RE1	ecspi3.SCLK
E1_56	D1	CSI_DATA07	csi.DATA[9]	usdhc2.DAT A7	sim2.PORT1 TRXD	ecspi1.MISO	weim.AD[7]	gpio4.IO[28]	sai1.TX_DAT A	usdhc1.VSE LECT
E1_57	J15	UART2_CTS	uart2.CTS_B	enet1.CRS	can2.RX	csi.DATA[8]	kpp.ROW[3]	gpio1.IO[22]	gpt1.CLK	ecspi3.MOSI
E1_59	H14	UART2 RTS	uart2.RTS_B	enet1.COL	can2.TX	csi.DATA[9]	kpp.COL[3]	gpio1.IO[23]	gpt1.COMPA RE2	ecspi3.MISO
E1_61	H16	UART3_RXD	uart3.RX	enet2.RDAT A[3]	uart2.RTS_B	csi.DATA[0]	kpp.COL[4]	gpio1.IO[25]	caam_wrapp er.RNG_OS C_OBS	epit1.OUT
E1_63	G14	UART3_CTS	uart3.CTS_B	enet2.RX_CL K	can1.TX	csi.DATA[10]	kpp.ROW[5]	gpio1.IO[26]	ccm.WAIT	epit2.OUT
E1_65	H15	UART3_RTS	uart3.RTS_B	enet2.TX_ER	can1.RX	csi.DATA[11]	kpp.COL[5]	gpio1.IO[27]	ccm.STOP	wdog1.WDO G_B

PIN	CPU BALL	PADNAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE8
X1_8	B16	LCD_DATA2_3	lcdif.DATA[2 3]	uart8.RTS_B	ecspi1.MISO	csi.DATA[15]	weim.DATA[15]	gpio3.IO[28]	src.BT_CFG[31]	usdhc1.DAT A3
X1_10	A14	LCD_DATA2_2	lcdif.DATA[2 2]	uart8.CTS_B	ecspi1.MOSI	csi.DATA[14]	weim.DATA[14]	gpio3.IO[27]	src.BT_CFG[30]	usdhc1.DAT A2
X1_12	B14	LCD_DATA2_1	lcdif.DATA[2 1]	uart8.RX	ecspi1.SS0	csi.DATA[13]	weim.DATA[13]	gpio3.IO[26]	src.BT_CFG[29]	usdhc1.DAT A1
X1_14	C14	LCD_DATA2_0	lcdif.DATA[2 0]	uart8.TX	ecspi1.SCLK	csi.DATA[12]	weim.DATA[12]	gpio3.IO[25]	src.BT_CFG[28]	usdhc1.DAT A0
X1_16	D14	LCD_DATA1_9	lcdif.DATA[1 9]	uart7.RTS_B	global.wdog	csi.DATA[11]	weim.DATA[11]	gpio3.IO[24]	src.BT_CFG[27]	usdhc1.CLK
X1_18	A13	LCD_DATA1_8	lcdif.DATA[1 8]	uart7.CTS_B	ca7.platform_EVENTO	csi.DATA[10]	weim.DATA[10]	gpio3.IO[23]	src.BT_CFG[26]	usdhc1.CMD
X1_20	B13	LCD_DATA1_7	lcdif.DATA[1 7]	uart7.RX	ca7.platform_TRACE_CTL	csi.DATA[0]	weim.DATA[9]	gpio3.IO[22]	src.BT_CFG[25]	usdhc1.DAT A7
X1_22	C13	LCD_DATA1_6	lcdif.DATA[1 6]	uart7.TX	ca7.platform_TRACE_CLK	csi.DATA[1]	weim.DATA[8]	gpio3.IO[21]	src.BT_CFG[24]	usdhc1.DAT A6
X1_24	D13	LCD_DATA1_5	lcdif.DATA[1 5]	sai3.TX_DAT_A	ca7.platform_TRACE[15]	csi.DATA[23]	weim.DATA[7]	gpio3.IO[20]	src.BT_CFG[15]	usdhc1.DAT A5
X1_26*	A12	LCD_DATA1_4	lcdif.DATA[1 4]	sai3.RX_DA_TA	ca7.platform_TRACE[14]	csi.DATA[22]	weim.DATA[6]	gpio3.IO[19]	src.BT_CFG[14]	usdhc1.DAT A4
X1_28*	B12	LCD_DATA1_3	lcdif.DATA[1 3]	sai3.TX_BCL_K	ca7.platform_TRACE[13]	csi.DATA[21]	weim.DATA[5]	gpio3.IO[18]	src.BT_CFG[13]	usdhc1.RES ET_B
X1_30	C12	LCD_DATA1_2	lcdif.DATA[1 2]	sai3.TX_SYN_C	ca7.platform_TRACE[12]	csi.DATA[20]	weim.DATA[4]	gpio3.IO[17]	src.BT_CFG[12]	ecspi1.RDY
X1_32	D12	LCD_DATA1_1	lcdif.DATA[1 1]	sai3.RX_BCL_K	ca7.platform_TRACE[11]	csi.DATA[19]	weim.DATA[3]	gpio3.IO[16]	src.BT_CFG[11]	can2.RX
X1_33	F15	ENET1_TXE_N	enet1.TX_EN	uart6.RTS_B	pwm6.OUT	csi.DATA[21]	enet2.MDC	gpio2.IO[5]		mq5.LEFT
X1_34	E12	LCD_DATA1_0	lcdif.DATA[1 0]	sai3.RX_SYN_NC	ca7.platform_TRACE[10]	csi.DATA[18]	weim.DATA[2]	gpio3.IO[15]	src.BT_CFG[10]	can2.TX
X1_35	E14	ENET1_RXD_1	enet1.TDAT_A[1]	uart6.CTS_B	pwm5.OUT	csi.DATA[20]	enet2.MDIO	gpio2.IO[4]		GPIO1_IO04
X1_36	A11	LCD_DATA0_9	lcdif.DATA[9]	sai3.MCLK	ca7.platform_TRACE[9]	csi.DATA[17]	weim.DATA[1]	gpio3.IO[14]	src.BT_CFG[9]	can1.RX
X1_37	D16	ENET2_RXE_R	enet2.RX_E_R	uart8.RTS_B	sim2.PORT0_SVEN	ecspi4.SS0	weim.ADDR[25]	gpio2.IO[15]		global.wdog
X1_38	B11	LCD_DATA0_8	lcdif.DATA[8]	spdif.IN	ca7.platform_TRACE[8]	csi.DATA[16]	weim.DATA[0]	gpio3.IO[13]	src.BT_CFG[8]	can1.TX
X1_39	N11	SNVS_TAM_PER6	snvs_lp_wrappert.TAMPE_R[6]					gpio5.IO[6]		
X1_40	D11	LCD_DATA0_7	lcdif.DATA[7]	pwm8.OUT	ca7.platform_TRACE[7]	enet2.1588_EVENT3_OUT	spdif.EXT_C_LK	gpio3.IO[12]	src.BT_CFG[7]	ecspi1.SS3
X1_41	L16	GPIO1_IO07	enet1.MDC	anatop.ENET_REF_CLK2	usb.OTG_HOST_MODE	csi.PIXCLK	usdhc2.CD_B	gpio1.IO[7]	enet2.1588_EVENT1_OUT	uart1.RTS_B
X1_42	A10	LCD_DATA0_6	lcdif.DATA[6]	pwm7.OUT	ca7.platform_TRACE[6]	enet2.1588_EVENT3_IN	spdif.LOCK	gpio3.IO[11]	src.BT_CFG[6]	ecspi1.SS2
X1_43	B15	ENET2_TXE_N	enet2.TX_EN	uart8.RX	sim2.PORT0_CLK	ecspi4.MOSI	weim.ACLK_FREERUN	gpio2.IO[13]		usb.OTG2_OC
X1_44	B10	LCD_DATA0_5	lcdif.DATA[5]	pwm6.OUT	ca7.platform_TRACE[5]	enet2.1588_EVENT2_OUT	spdif.OUT	gpio3.IO[10]	src.BT_CFG[5]	ecspi1.SS1
X1_45	B17	ENET2_CRS_DV	enet2.RX_E_N	uart7.TX	sim1.PORT0_RST_B	i2c4.SCL	weim.ADDR[26]	gpio2.IO[10]		usb.OTG1_PWR
X1_46	C10	LCD_DATA0_4	lcdif.DATA[4]	pwm5.OUT	ca7.platform_TRACE[4]	enet2.1588_EVENT2_IN	spdif.SR_CL_K	gpio3.IO[9]	src.BT_CFG[4]	sai1.TX_DAT_A
X1_48	D10	LCD_DATA0_3	lcdif.DATA[3]	pwm4.OUT	ca7.platform_TRACE[3]	enet1.1588_EVENT3_OUT	i2c4.SCL	gpio3.IO[8]	src.BT_CFG[3]	sai1.RX_DA_TA
X1_49	D17	ENET2_TXC_LK	enet2.TX_CL_K	uart8.CTS_B	sim2.PORT0_RST_B	ecspi4.MISO	anatop.ENET_REF_CLK1	gpio2.IO[14]		anatop.OTG2_ID
X1_50	E10	LCD_DATA0_2	lcdif.DATA[2]	pwm3.OUT	ca7.platform_TRACE[2]	enet1.1588_EVENT3_IN	i2c4.SDA	gpio3.IO[7]	src.BT_CFG[2]	sai1.TX_BCL_K
X1_51	A15	ENET2_RXD_0	enet2.TDAT_A[0]	uart7.RX	sim1.PORT0_SVEN	ecspi4.SDA	weim.EB_B[2]	gpio2.IO[11]		usb.OTG1_OC
X1_52	A9	LCD_DATA0_1	lcdif.DATA[1]	pwm2.OUT	ca7.platform_TRACE[1]	enet1.1588_EVENT2_OUT	i2c3.SCL	gpio3.IO[6]	src.BT_CFG[1]	sai1.TX_SYN_C
X1_53	A16	ENET2_RXD_1	enet2.TDAT_A[1]	uart8.TX	sim2.PORT0_TRXD	ecspi4.SCLK	weim.EB_B[3]	gpio2.IO[12]		usb.OTG2_PWR
X1_54	B9	LCD_DATA0_0	lcdif.DATA[0]	pwm1.OUT	ca7.platform_TRACE[0]	enet1.1588_EVENT2_IN	i2c3.SDA	gpio3.IO[5]	src.BT_CFG[0]	sai1.MCLK
X1_56	N8	SNVS_TAM_PER5	snvs_lp_wrappert.TAMPE_R[5]					gpio5.IO[5]		
X1_58	D9	LCD_HSYN_C	lcdif.HSYNC	lcdif.RS	uart4.CTS_B	sai3.TX_BCL_K	wdog3.WDO_G_RST_B_D_EB	gpio3.IO[2]		ecspi2.SS1
X1_60	B8	LCD_ENABLE_E	lcdif.ENABLE	lcdif.RD_E	uart4.RX	sai3.TX_SYN_C	weim.CS2_B	gpio3.IO[1]		ecspi2.RDY
X1_62	C9	LCD_VSYNC	lcdif.VSYNC	lcdif.BUSY	uart4.RTS_B	sai3.RX_DA_TA	wdog2.WDO_G_B	gpio3.IO[3]		ecspi2.SS2
X1_63	C17	ENET2_RXD_0	enet2.RDAT_A[0]	uart6.TX	sim1.PORT0_TRXD	i2c3.SCL	enet1.MDIO	gpio2.IO[8]		wdog1.WDO_G_RST_B_D_EB
X1_64	A8	LCD_CLK	lcdif.CLK	lcdif.WR_RW_N	uart4.TX	sai3.MCLK	weim.CS2_B	gpio3.IO[0]		wdog1.WDO_G_RST_B_D_EB
X1_65	C16	ENET2_RXD_1	enet2.RDAT_A[1]	uart6.RX	sim1.PORT0_CLK	i2c3.SDA	enet1.MDC	gpio2.IO[9]		wdog2.WDO_G_RST_B_D_EB
X1_66	B4	NAND_ALE	rawnand.ALE	usdhc2.RES_ET_B	qspiA_DQS	pwm3.OUT	weim.ADDR[17]	gpio4.IO[10]		ecspi3.SS1
X1_68	P14	JTAG_TMS	sjc.TMS	gpt2.CAPTU RE1	sai2.MCLK	ccm.CLKO1	ccm.WAIT	gpio1.IO[11]	sdmaEXT_EVENT[1]	epit1.OUT

PIN	CPU BALL	PADNAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE8
X2_3	T10	BOOT_MOD_E0	src.BOOT_M_ODE[0]					gpio5.IO[11]		
X2_5	U10	BOOT_MOD_E1	src.BOOT_M_ODE[1]					gpio5.IO[12]		
X2_7*	B12	LCD_DATA1_3	lcdif.DATA[1_3]	sai3.TX_BCL_K	ca7_platform_TRACE[13]	csi.DATA[21]	weim.DATA[5]	gpio3.IO[18]	src.BT_CFG[13]	usdhc1.RES_ET_B
X2_9*	A12	LCD_DATA1_4	lcdif.DATA[1_4]	sai3.RX_DA_TA	ca7_platform_TRACE[14]	csi.DATA[22]	weim.DATA[6]	gpio3.IO[19]	src.BT_CFG[14]	usdhc1.DAT_A4
X2_13**	L14	GPIO1_IO02	i2c1.SCL	gpt1.COMPARE2	usb.OTG2_PWR	anatop.ENERGY_REF_CLK_25M	usdhc1.WP	gpio1.IO[2]	enet1.1588_EVENT1_IN	uart1.TX
X2_15**	L17	GPIO1_IO03	i2c1.SDA	gpt1.COMPARE3	usb.OTG2_OC	osc32k.32K_OUT	usdhc1.CD_B	gpio1.IO[3]	enet1.1588_EVENT1_OUT	uart1.RX
X2_19	F16	ENET1_RXD_0	enet1.RDAT_A[0]	uart4.RTS_B	pwm1.OUT	csi.DATA[16]	can1.TX	gpio2.IO[0]		usdhc1.LCTL
X2_21	E17	ENET1_RXD_1	enet1.RDAT_A[1]	uart4.CTS_B	pwm2.OUT	csi.DATA[17]	can1.RX	gpio2.IO[1]		usdhc2.LCTL
X2_25	E16	ENET1_CRS_DV	enet1.RX_E_N	uart5.RTS_B	osc32k.32K_OUT	csi.DATA[18]	can2.TX	gpio2.IO[2]		usdhc1.VSELLECT
X2_27	E15	ENET1_TXD_0	enet1.TDAT_A[0]	uart5.CTS_B	anatop.24M_OUT	csi.DATA[19]	can2.RX	gpio2.IO[3]		usdhc2.VSELLECT
X2_52	R10	SNVS_TAMPER0	snvs_lp_wrapperr.TAMPER[0]					gpio5.IO[0]		

NOTE\*: Pin X1\_26 and X1\_28 are also routed to pin X2\_7 and X2\_9

NOTE\*\*: Pin X2\_13 and X2\_15 can only be used for I<sup>2</sup>C function and should not be used in another pinmux mode.

## 6. Ordering information

TechNexion provides a complete product portfolio for the PICO-IMX6UL/ULL to assist our customers to evaluate, proto-type, integrate and mass produce solutions with our PICO Compute Modules.

### 6.1. PICO Compute Module Product Ordering Part Numbers

The PICO-IMX6UL/ULL is available in a number of standard configurations. Custom tailored versions with other memory configuration, de-population of interfaces or extended and industrial temperature options are available upon request.

#### 6.1.1 Standard Part Numbers

Standard part numbers can be easily found on the PICO-IMX6UL/ULL product page on the TechNexion corporate homepage.

#### 6.1.2. Custom Part Number Creation Rules

The PICO-IMX6UL/ULL can be ordered in custom tailored to meet special application requirements and conditions according to the following custom part number creation rules.

Custom part numbers carry minimum order quantities. Please connect with your TechNexion representative for conditions and availability.

Part number format:

**PICO-IMX6x2xx-Rxx-Exx-xx- xx-xxxx**

Interface	Code	Description
Processor	G2	i.MX6Ultralite
	Y2	i.MX6ULL
Proccesor speed	05	528 Mhz
	08	800 Mhz
	09	900 Mhz
Memory	R02	256 MB DDR3L
	R05	512 MB DDR3L
Storage	Exx	eMMC (4GB = 04 , 8GB = 08 , 16GB = 16 , 32GB = 32)
Wireless Networking	-	No
	9377	Qualcomm QCA9377 802.11a/b/g/n/ac (2.4 + 5GHz) + Bluetooth 5
Temperature Range	-	Commercial Temperature range (0~60°C) (Default)
	TI	Industrial Temperature range (-35~85°C)
Custom ID	XXXX	Custom Partnumber ID for customized software loader and special component (BOM)

## 7. Important Notice

TechNexion reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TechNexion terms and conditions of sale supplied at the time of order acknowledgment.

TechNexion warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TechNexion's standard warranty. Testing and other quality control techniques are used to the extent TechNexion deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TechNexion assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TechNexion components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TechNexion does not warrant or represent that any license, either express or implied, is granted under any TechNexion patent right, copyright, mask work right, or other TechNexion intellectual property right relating to any combination, machine, or process in which TechNexion products or services are used. Information published by TechNexion regarding third-party products or services does not constitute a license from TechNexion to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TechNexion under the patents or other intellectual property of TechNexion.

TechNexion products are not authorized for use in safety-critical applications (such as life support) where a failure of the TechNexion product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TechNexion products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TechNexion. Further, Buyers must fully indemnify TechNexion and its representatives against any damages arising out of the use of TechNexion products in such safety-critical applications.

TechNexion products are neither designed nor intended for use in military/aerospace applications or environments unless the TechNexion products are specifically designated by TechNexion as military grade or "enhanced plastic." Only products designated by TechNexion as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TechNexion products which TechNexion has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TechNexion products are neither designed nor intended for use in automotive applications or environments unless the specific TechNexion products are designated by TechNexion as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TechNexion will not be responsible for any failure to meet such requirements.

## 8. DISCLAIMER

© 2013-2015 TechNexion Ltd.

All Rights Reserved. No part of this document may be photocopied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means whether, electronic, mechanical, or otherwise without the prior written permission of TechNexion Ltd.

No warranty of accuracy is given concerning the contents of the information contained in this publication. To the extent permitted by law no liability (including liability to any person by reason of negligence) will be accepted by TechNexion Ltd., its subsidiaries or employees for any direct or indirect loss or damage caused by omissions from or inaccuracies in this document.

TechNexion Ltd. reserves the right to change details in this publication without notice.

Product and company names herein may be the trademarks of their respective owners.

TechNexion Ltd.  
16F-5, No. 736, Zhongzheng Road,  
ZhongHe District, 23511, New Taipei City, Taiwan  
Phone : +886-2-82273585  
Fax : +886-2-82273590  
E-mail : sales@technexion.com  
Web : <http://www.technexion.com/>